



Classification of logic family

can conduct electricity in 2 direction

can conduct electricity in single direction



Chart



Characteristics of Logic Families: Important parameters of Digital IC:


- ① Fan in: The number of input of a ~~gate~~^{gate} that can be handle without hampering its normal operation.
- ② Fan out: The number of gates that can be driven by gate output.
- ③ Speed: Determined by time between the application of input and change in output.
- ④ Power dissipation: power used by per gate.
- ⑤ propagation Delay: Time taken by the signal to reach to output from input.
- ⑥ Noise margin: Limit of noise voltage that can be present that can be present without disturbing proper operation of circuit.

RTL → Register Transistor logic

RTL NOR GATE

↓
It work as ~~NAND~~ NOR gate


① With the help of resistor and transistor one logic gate is prepared which work as NOR gate.



A	B	$A+B$
0	0	1
0	1	0
1	0	0
1	1	0

② Two resistor are connected with base on two transistor Q_1 & Q_2

③ Emitter of two transistor are grounded.



Disadvantages:

- (i) Switching speed is low due to resistance.
- (ii) Noise immunity is less.
- (iii) power dissipation is more.
- (iv) It is temperature sensitive.

যদিও ০ হলে OPEN
1 " Short

DTL → Diode Transistor Logic

with the help of diode and transistor one logic circuit is created which is called DTL. It behaves like NAND gate.


DTL-NAND GATE

Advantages:

- ① output voltage is ^{not} reduced when load gate is increased.
- ② Fan out is more.
- ③ Noise margin is more.



A	B	$\overline{A+B}$
0	0	1 ✓
0	1	1
1	0	1
1	1	0



Disadvantages:


- 1. Propagation delay is more.
- 2. Due to this switching, speed is less.

TTL →


Prop. delay $\approx \frac{1}{10-16}$ DTL

Transistor - transistor logic

→ With the help of transistor, A logic circuit is prepared which behaves like NAND gate.



A	B	C	$Y = \overline{A \cdot B \cdot C}$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



- Advantage:
- (i) Circuit gives low output impedance.
 - (ii) Gate can drive capacitive load due to low output impedance.
 - (iii) Power dissipation is less. (about 10 mw)

Disadvantage:

- (i) Large current spike is produced while switching.

CMOS → complement metal oxide semiconductor



* It behaves like inverter. (not)

0 → 1
1 → 0

* CMOS = PMOS + NMOS

P channel metal oxide semiconductor


n channel metal oxide semiconductor



$G_c = 0 \rightarrow \text{on} \rightarrow \text{sc}$

$G_c = 1 \rightarrow \text{off} \rightarrow \text{oc}$

short circuit
↓
open circuit



$G_c = 0 \rightarrow \text{off} \rightarrow \text{oc}$

$G_c = 1 \rightarrow \text{on} \rightarrow \text{sc}$

Advantages

- ① stable for LSI (low scale integration)
- ② Circuit is simple
- ③ Fabricated in small area.
- ④ Power uses less.
- ⑤ Work on 15V → 20V
- ⑥ Fan out is 50.
- ⑦ power dissipation 0.01 mW
- ⑧ Noise margin is 50V.


V_{in}	Q_1	Q_2	V_{out}
0	ON	OFF	1
1	OFF	ON	0

Disadvantages

- ① Storing in special conducting form.
- ② Propagation time is more (70 ns)
- ③ Cost is more than TTL.

RTL NAND GATE

2 input



$$V_1 \cdot V_2 \Rightarrow \overline{V_1 \cdot V_2}$$

V_1	V_2	$y = \overline{V_1 \cdot V_2}$
0	0	1
0	1	1
1	0	1
1	1	0

0 2M, transistor open
1 u short


2 input

DTL - NOR Gate


Diode - transistor logic



V_1	V_2	$\overline{V_1 + V_2}$
0	0	1 ✓
0	1	0 ✓
1	0	0 ✓
1	1	0



Again draw:



$$V_A = V_{D3} + V_{BE1}$$

$$= 0.7 + 0.8$$

$\Rightarrow 1.5V$ হলে, তবে transistor on অবস্থায় থাকবে

$$V_B = V_{D4} + V_{BE2}$$

$$= 0.7 + 0.8$$

$$= 1.5V$$

$V_1 = 0, V_2 = 0$ হলে, D_1 ও D_2 এর মধ্য দিয়ে voltage মানে Q_1 and Q_2 will be open

$$\therefore V_{out} = 1$$

$V_1 = 1, V_2 = 0$, D_1 will be open. and Q_1 will be short.

$$\therefore V_{out} = 0$$

Similar.

Detector Amplifier

TTL - totem pole

$V_{CE} \rightarrow$


0.2

RTL

- poor noise margin
- poor fan out
- High power dissipat.

DTL

- Improved noise margin and fan out
- Slow speed



এখানে, যদি A, B ও C তে লো মিনায়াস দেওয়া হয়
তাহলে T2 ও T3 অফ অবস্থা (OFF) থাকবে
এক্সেস T4 অফ অবস্থা থাকবে,

$T_2, T_3 = OFF$
 $T_4 = ON$

$$\therefore V_0 = V_{CC} - R_{C4}(I_{C4}) - V_{CE4} - V_D$$

Operational Amplifier

কিভাবে, মন input on (high) হলে, T_2 ও T_3 on state
হাওয়া, এখানে

$$\underline{V_{B4}} = \underline{V_{CE2}} + \underline{V_{B4}}$$

D, মোডেল দি ব্যবহার হয় কারণ, যখন $T_3 = ON$ তখন $T_4 = OFF$
আবার $T_3 = OFF$ " $T_4 = ON$

$$\text{let } h_{FE} \cdot I_B = I_C$$

$$\Rightarrow h_{FE} \times 0.767 \geq 5.31$$

$$\Rightarrow h_{FE} \geq 7$$

$\therefore h_{FE} \rightarrow$ must be greater than 7.



Noise margins:

যদি voltage divider rule Apply হবে

$$N=5, \frac{450}{N}=90$$

$$V_o = \left[\frac{(3.6 - 0.8) \times 90}{90 + 640} \right] + 0.8$$


$$\frac{450}{5} \rightarrow N$$



$$\frac{1}{V} \left(\frac{3.6 - 0.8}{90 + 640} \right) =$$

$$\frac{8.0}{90 + 640} =$$

Practice
RTL



$$I_B = \frac{(3.6 - 0.8)}{640 + \frac{450}{N}} \times \frac{1}{N}$$

$$= \frac{2.8}{640N + 450}$$

Given,

$$N = 5$$

$$\therefore I_B = 0.767 \text{ mA}$$

$$h_{FE} \times I_B \geq I_C$$

$$\therefore h_{FE} \geq \frac{5.31}{0.767}$$

$$h_{FE} \geq 7$$

$$I_{C_{SAT}} = \frac{3.6 - 0.2}{640}$$

$$= 5.31 \text{ mA}$$

Noise margins

$$V_0 = \frac{(3.6 - 0.8) \times 90}{90 + 640} + 0.8$$



$$= 1.145$$

For, $h_{FE} = 10$


$$h_{FE} \times I_B \geq I_C$$

$$I_B = \frac{I_C}{h_{FE}} \times 5 = \frac{5.31}{10} \times 5$$

DIODE Transistor Logic



DTL



$$V_p = 0.7 + 0.7 + 0.8 = 2.2V$$

① If all input are high:
Low level (0) = 0.2V
High " $V(1) = 5V$

writing Kirchhoff's current law

$$I_B = I_1 - I_2$$

$$\begin{aligned} \text{where, } I_1 &= \frac{V_{cc} - V_p}{R} \\ &= \frac{5 - 2.2}{5} \\ &= 0.56 \text{ mA} \end{aligned}$$

$$\begin{aligned} I_2 &= \frac{0.8}{5} \\ &= 0.16 \text{ mA} \end{aligned}$$

$$\begin{aligned} \therefore I_B &= (0.56 - 0.16) \text{ mA} \\ &= 0.4 \text{ mA} \end{aligned}$$

Given

voltage across conducting diode = 0,
cut in voltage = 0.6V

Transistor: Cut in voltage = 0.5

$$V_{BE \text{ sat}} = 0.8V$$

$$V_{CE \text{ sat}} = 0.2V$$

$$h_{FE} = 30$$

$$\begin{aligned} I_C &= \frac{V_{cc} - V_{CE}}{R_c} \\ &= \frac{5 - 0.2}{2.2} \\ &= 2.182 \text{ mA} \end{aligned}$$

$$h_{FE} * I_B \geq I_C$$

$$\Rightarrow 30 * 0.4 \geq 2.182$$

$$\Rightarrow 12 \geq 2.182$$

$\therefore$ It is confirmed that transistors are in saturation and.

Now

$$I_L = \frac{5 - (0.7 + 0.2)}{5} \\ = 0.82 \text{ mA}$$

N load gates are fed from the gate:

$$I_L \times N + I_C \leq I_C \leq h_{FE} \times I_B$$

$$\Rightarrow N \times I_L + 2.182 = 12$$

$$\Rightarrow N = \frac{12 - 2.182}{0.82}$$

$$\therefore N \leq 12, \boxed{N = 10}$$

(ii)

If at least one of the input is low, the $V_p = 0.2 + 0.7 = 0.9 \text{ V}$

minimum voltage required for D_1, D_2 and $F = 0.6 + 0.6 + 0.5 = 1.7 \text{ V}$

non conducting


output is $\Rightarrow 5 \text{ V}$

* If all the inputs are high, the output is low.

Since $V_p = 2.2 \text{ V}$, the input diodes are in reverse biased $5 - 2.2 = 2.8$,

cut voltage of the diode is $\Rightarrow 0.6 \text{ V}$

$\therefore$ A negative voltage noise spike at least 3.4 V



∴ Base current for load resistor is,

$$(640 \times I_B) + \left(\frac{450}{N} \times I_B \right) + 0.8V = 3.6$$

$$\Rightarrow 640 I_B \left(640 + \frac{450}{N} \right) = 2.8$$

$$\Rightarrow I_{B \text{ (Total)}} = \frac{2.8N}{450 + 640N}$$

The base current for every load transistor,

$$I_B = \frac{2.8}{450 + 640N}$$

The collector current for the load transistor

$$640 I_C + 0.2 = 3.6$$

$$I_{C \text{ sat}} = \frac{3.4}{640} = 5.31 \times 10^{-3}$$

collector
emitter
voltage
= 0.2

The value of N must satisfy following relation.

$$I_B \times h_{FE} \geq I_{csat}$$

$$I_B = \frac{2.8}{450 + 640(5)} = 0.767 \text{ mA}$$

$$\therefore h_{FE} = \frac{5.31}{0.767} = 6.92$$

$$\frac{1}{90} \frac{5}{640} = \frac{5}{640 \times 90}$$

$$N = 5$$

$\therefore$ here, h_{FE} must be greater than (7)

Noise margin:

Logic: 0 when the output is in 0 state $V_o = 0.2 \text{ V}$

If this voltage become about 0.5 V (cut in voltage of transistor) the load transistor comes to conduction.

Here the logic 0, noise margin = $(0.5 - 0.2) = 0.3 \text{ V}$

Logic: 1 It depend upon the numbers of gates.

$$V_o = \frac{90}{640+90} (3.6) + \frac{640}{90+640} (0.8) = 1.14$$

For $h_{FE} = 10$, the total current required for load transistor

$$I_B = N \frac{I_{csat}}{h_{FE}} = 5 \times \frac{5.31}{10} = 0.2655 \text{ mA}$$

$\therefore$ Noise margin for level 1.

$$\Delta I = (1.14 - 1.04)$$

$$= 0.1 \text{ V}$$

Propagation delay

$$= (640 + \frac{450}{N})$$

$V = IR \Rightarrow$ Total voltage drop = $(2.655 \times 10^{-3} \times 90) = 1.04 \text{ V}$